



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/644,628

08/19/2003

Robert A. Dunstan

110349-133954

7514

25943

7590

04/07/2006

SCHWABE, WILLIAMSON & WYATT, P.C.
PACWEST CENTER, SUITE 1900
1211 SW FIFTH AVENUE
PORTLAND, OR 97204

EXAMINER

SZETO, JACK W

ART UNIT

PAPER NUMBER

2113

DATE MAILED: 04/07/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/644,628	DUNSTAN, ROBERT A.	
	Examiner	Art Unit	
	Jack W. Szeto	2113	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 19 August 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-30 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 August 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>Nov. 3, 2003</u> | 6) <input type="checkbox"/> Other: _____ |

Non-Final Official Action

Status of the Specification and Claims

Claims 1-30 are rejected under 103(a).

Claims 8-12 and 20-24 are objected to based on minor informalities.

Claim Objections, Minor Informalities

Claims 8-12 and 20-24 are objected to because of the following informalities:

Applicant is advised that should claims [1-4 and 6] and [13-17] be found allowable, claims [8-12] and [20-24], respectively, will be objected to under 37 CFR 1.75 as being a substantial duplicate thereof. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP 706.03(k).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2113

Claims 1-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Westerinen (United States Patent Publication No. 2004/0088589), and further in view of Cooper (United States Patent No. 5,838,982).

As per claim 1, Westerinen discloses:

In an apparatus, a method of operation comprising:

receiving a state signal signaling whether the apparatus is in an AC failure state [para 0027: signals generated by switchover circuit];

receiving a power button event signal signaling an event associated with a power button of the apparatus [para 0021: power button event signal generated and received]; and

negating the power button event signal if the state signal signals the apparatus is in the AC failure state.

Westerinen does not disclose:

negating the power button event signal if the state signal signals the apparatus is in the AC failure state.

Cooper discloses:

negating the power button event signal if the state signal signals the apparatus is in the AC failure state [Figure 2, reference 112 and column 3, lines 33-65: power button event signal ignore if system does not have available power source (AC failure state)].

Both Westerinen and Cooper disclose power systems. Westerinen does not disclose negating the power button signal if the system is in an AC failure state, however Cooper does. Cooper discloses a system that determines if the system has available power before powering up and if there is no power, the system ignores (negates) the power on signal. Negating the power on signal while in a power failure state is well known in the art and power efficient. Westerinen does explicitly disclose concern about draining the battery power (power efficiency) [para 0030: mechanism to only power up the system when there is a steady power supply]. Thus it would have been obvious to one of ordinary skill in the art at the time of invention to negate the power button event signal when the system is in a power failure state as taught in Cooper into the system of Westerinen to create a more power efficient system.

As per claim 2, Westerinen discloses:

The method of claim 1, wherein the method further comprises
monitoring for absence of AC to a power supply of the apparatus [para 0026: switchover circuit monitor for power failure]; and
generating a power signal signaling AC failure on detection of absence of AC to the power supply [para 0027: signals generated by switchover circuit].

As per claim 3, Westerinen discloses:

The method of claim 2, wherein the monitoring and generating are performed by the power supply [Figure 3, reference 76: switchover circuit within power supply].

As per claim 4, Westerinen discloses:

The method of claim 2, wherein the method further comprises a selected one of outputting the power signal as the state signal, and forming the state signal based at least in part on the power signal [para 0033: outputting signal indicate the power state of the system].

As per claim 5, Westerinen discloses:

The method of claim 1, wherein the event associated with a power button of the apparatus comprises a power button being pressed event [para 0021: event signal generated when button is pressed].

As per claim 6, Westerinen discloses:

The method of claim 1, *wherein the negating comprises combining* the state signal [para 0033: power state signal] and the power button event signal [para 0021: power button signal].

Westerinen does not disclose:

The method of claim 1, *wherein the negating comprises combining* the state signal and the power button event signal.

Cooper discloses:

Art Unit: 2113

wherein the negating comprises combining [Figure 2, reference 112 and column 3, lines 33-65: power button event signal is ignore (negating) if system does not have available power source (AC failure state)] the state signal and the power button event signal.

Both Westerinen and Cooper disclose power systems. Westerinen does not disclose negating the power button signal comprising combining the power event signal and state signal. Cooper, on the other hand, discloses a system that uses the power state (available power) and a power button signal to determine if the system ignores (negates) the power on signal. Negating the power on signal while in a power failure state is well known in the art and is power efficient. Westerinen does explicitly disclose concern about draining the battery power (power efficiency) [para 0030: mechanism to only power up the system when there is a steady power supply]. Thus it would have been obvious to one of ordinary skill in the art at the time of invention to negate the power button event signal when the system is in a power failure state as taught in Cooper into the system of Westerinen to create a more power efficient system.

As per claim 7, Westerinen discloses:

The method of claim 1, wherein the method further comprises
receiving a device wake event signal signaling a device wake event of the apparatus [para 0021: event signal generated when button is received]; and

negating the device wake event signal, if the state signal signals the apparatus is in the AC failure state.

Westerinen does not disclose:

negating the device wake event signal, if the state signal signals the apparatus is in the AC failure state.

Cooper discloses:

negating the device wake event signal, if the state signal signals the apparatus is in the AC failure state [Figure 2, reference 112 and column 3, lines 33-65: power button event signal ignore if system does not have available power source (AC failure state)].

Both Westerinen and Cooper disclose power systems. Westerinen does not disclose negating the power button signal if the system is in an AC failure state, however Cooper does. Cooper discloses a system that determines if the system has available power before powering up and if there is no power, the system ignores (negates) the power on signal. Negating the power on signal while in a power failure state is well known in the art and is power efficient. Westerinen does explicitly disclose concern about draining the battery power (power efficiency) [para 0030: mechanism to only power up the system when there is a steady power supply]. Thus it would have been obvious to one of ordinary skill in the art at the time of invention to negate the power button event signal when the system is in a power failure state as taught in Cooper into the system of Westerinen to create a more power efficient system.

As per claim 8, Westerinen discloses:

In an apparatus, a method of operation comprising:

receiving a state signal signaling whether the apparatus is in an AC failure state [para 0027: signals generated by switchover circuit];

receiving a device wake event signal signaling a device wake event of the apparatus [para 0021: power button event signal generated and received]; and

negating the device wake event signal if the state signal signals the apparatus is in the AC failure state.

Westerinen does not disclose:

negating the device wake event signal if the state signal signals the apparatus is in the AC failure state.

Cooper discloses:

negating the device wake event signal if the state signal signals the apparatus is in the AC failure state [Figure 2, reference 112 and column 3, lines 33-65: power button event signal ignore if system does not have available power source (AC failure state)].

Both Westerinen and Cooper disclose power systems. Westerinen does not disclose negating the power button signal if the system is in an AC failure state, however Cooper does. Cooper discloses a system that determines if the system has available power before powering up and if there is no power, the system ignores (negates) the power on signal. Negating the power on signal while in a power failure state is well known in the art and power efficient. Westerinen does explicitly disclose concern about draining the battery power (power efficiency) [para 0030: mechanism to only power up the system when there is a steady power supply]. Thus it would have been obvious to one of ordinary skill in the art at the time of invention to negate the power

Art Unit: 2113

button event signal when the system is in a power failure state as taught in Cooper into the system of Westerinen to create a more power efficient system.

As per claim 9, Westerinen discloses:

The method of claim 8, wherein the method further comprises
monitoring for absence of AC to a power supply of the apparatus [para 0026: switchover circuit monitor for power failure]; and
generating a power signal signaling AC failure on detection of absence of AC to the power supply [para 0027: signals generated by switchover circuit].

As per claim 10, Westerinen discloses:

The method of claim 9, wherein the monitoring and generating are performed by the power supply [Figure 3, reference 76: switchover circuit within power supply].

As per claim 11, Westerinen discloses:

The method of claim 9, wherein the method further comprises a selected one of
outputting the power signal as the state signal, and forming the state signal based at least in part on the power signal [para 0033: outputting signal indicate the power state of the system].

As per claim 12, Westerinen discloses:

The method of claim 8, *wherein the negating comprises combining* the state signal [para 0033: power state signal] and the device wake event signal [para 0021: power button signal].

Westerinen does not disclose:

The method of claim 8, *wherein the negating comprises combining* the state signal and the device wake event signal.

Cooper discloses:

wherein the negating comprises combining [Figure 2, reference 112 and column 3, lines 33-65: power button event signal is ignore (negating) if system does not have available power source (AC failure state)] the state signal and the power button event signal.

Both Westerinen and Cooper disclose power systems. Westerinen does not disclose negating the power button signal comprising combining the power event signal and state signal. Cooper, on the other hand, discloses a system that uses the power state (available power) and a power button signal to determine if the system ignores (negates) the power on signal. Negating the power on signal while in a power failure state is well known in the art and is power efficient. Westerinen does explicitly disclose concern about draining the battery power (power efficiency) [para 0030: mechanism to only power up the system when there is a steady power supply]. Thus it would have been obvious to one of ordinary skill in the art at the time of invention to negate the power button event signal when the system is in a power failure state as taught in Cooper into the system of Westerinen to create a more power efficient system.

As per claim 13, Westerinen discloses:

A system comprising:

an arrangement to generated a state signal signaling whether the system is in an AC failure state [para 0027 and Figure3: arrangement to generate a state signal]; and

a first circuit coupled [Figure 3, reference 36: controller] to the arrangement to receive the state signal and a power button event signal indicating an event associated with a power button of the system [para 0021 and para 0033: power button event signal and state signal received by controller], and

to negate the power button event signal if the state signal signals the AC failure state.

Westerinen does not disclose:

to negate the power button event signal if the state signal signals the AC failure state.

Cooper discloses:

to negate the power button event signal if the state signal signals the AC failure state [Figure 2, reference 112 and column 3, lines 33-65: power button event signal ignore if system does not have available power source (AC failure state)].

Both Westerinen and Cooper disclose power systems. Westerinen does not disclose negating the power button signal if the system is in an AC failure state, however Cooper does. Cooper discloses a system that determines if the system has available power before powering up and if there is no power, the system ignores (negates) the power on signal. Negating the power on signal while in a power failure state is well known in the art and is power efficient. Westerinen does explicitly disclose concern about draining the battery power (power efficiency) [para 0030: mechanism to only power up the system when there is a steady power supply]. Thus

Art Unit: 2113

it would have been obvious to one of ordinary skill in the art at the time of invention to negate the power button event signal when the system is in a power failure state as taught in Cooper into the system of Westerinen to create a more power efficient system.

As per claim 14, Westerinen discloses:

The system of claim 13, wherein the system further comprises a monitor to monitor for presence or absence of AC to a power supply of the system [para 0026: switchover circuit monitor for power failure], and to generate a power signal signaling accordingly [para 0027: signals generated by switchover circuit].

As per claim 15, Westerinen discloses:

The system of claim 14, wherein the system further comprises the power supply, and the monitor is an integral part of the power supply [Figure 3, reference 76: switchover circuit within power supply].

As per claim 16, Westerinen discloses:

The system of claim 14, wherein the system further comprises a second circuit [Figure 3, reference 86: switchover circuit] coupled to the power supply and the first circuit, to generate the state signal based at least in part on the power signal, and to provide the first circuit with the state signal [para 0029: generate signal to indicate state].

As per claim 17, Westerinen discloses:

The system of claim 13, wherein the first circuit comprises a signal combiner circuit element to combine the state signal and the power button event signal [Figure 3, references 36, 86, and 50: state signal and power button event signal combined in controller, signal combiner circuit inherent].

As per claim 18, Westerinen discloses:

The system of claim 13, wherein
the system further comprises at least one hardware element equipped to generate a device wake event signal signaling a device wake event of the system; and

the first circuit is also equipped to negate the device wake event signal, if the state signal signals the apparatus is in the AC failure state.

Westerinen does not disclose:

the first circuit is also equipped to negate the device wake event signal, if the state signal signals the apparatus is in the AC failure state.

Cooper discloses:

the first circuit is also equipped to negate the device wake event signal, if the state signal signals the apparatus is in the AC failure state [Figure 2, reference 112 and column 3, lines 33-65: power button event signal ignore if system does not have available power source (AC failure state)].

Art Unit: 2113

Both Westerinen and Cooper disclose power systems. Westerinen does not disclose negating the power button signal if the system is in an AC failure state, however Cooper does. Cooper discloses a system that determines if the system has available power before powering up and if there is no power, the system ignores (negates) the power on signal. Negating the power on signal while in a power failure state is well known in the art and is power efficient. Westerinen does explicitly disclose concern about draining the battery power (power efficiency) [para 0030: mechanism to only power up the system when there is a steady power supply]. Thus it would have been obvious to one of ordinary skill in the art at the time of invention to negate the power button event signal when the system is in a power failure state as taught in Cooper into the system of Westerinen to create a more power efficient system.

As per claim 19, Westerinen discloses:

The system of claim 13, wherein the system further comprise a networking interface [Para 0021: LAN and modem communication can trigger a wake up event (networking interface inherent)].

As per claim 20, Westerinen discloses:

A system comprising:

an arrangement to generate a state signal signaling whether the system is in an AC failure state [para 0027 and Figure3: arrangement to generate a state signal]; and

a first circuit coupled [Figure 3, reference 36: controller] to the arrangement to receive the state signal and a device wake event signal signaling a device wake event of the system [para 0021 and para 0033: power button event signal and state signal received by controller], and
to negate the device wake event signal if the state signal signals the AC failure state.

Westerinen does not disclose:

to negate the power button event signal if the state signal signals the AC failure state.

Cooper discloses:

to negate the power button event signal if the state signal signals the AC failure state [Figure 2, reference 112 and column 3, lines 33-65: power button event signal ignore if system does not have available power source (AC failure state)].

Both Westerinen and Cooper disclose power systems. Westerinen does not disclose negating the power button signal if the system is in an AC failure state, however Cooper does. Cooper discloses a system that determines if the system has available power before powering up and if there is no power, the system ignores (negates) the power on signal. Negating the power on signal while in a power failure state is well known in the art and is power efficient. Westerinen does explicitly disclose concern about draining the battery power (power efficiency) [para 0030: mechanism to only power up the system when there is a steady power supply]. Thus it would have been obvious to one of ordinary skill in the art at the time of invention to negate the power button event signal when the system is in a power failure state as taught in Cooper into the system of Westerinen to create a more power efficient system.

As per claim 21, Westerinen discloses:

The system of claim 20, wherein the system further comprises a monitor to monitor for presence or absence of AC to a power supply of the system, and to generate a power signal signaling accordingly [para 0026: switchover circuit monitor for power failure], and to generate a power signal signaling accordingly [para 0027: signals generated by switchover circuit].

As per claim 22, Westerinen discloses:

The system of claim 21, wherein the system further comprises the power supply, and the monitor is an integral part of the power supply [Figure 3, reference 76: switchover circuit within power supply].

As per claim 23, Westerinen discloses:

The system of claim 21, wherein the system further comprises a second circuit [Figure 3, reference 86: switchover circuit] coupled to the power supply and the first circuit, to generate the state signal based at least in part on the power signal, and to provide the first circuit with the state signal [para 0029: generate signal to indicate state].

As per claim 24, Westerinen discloses:

The system of claim 20, wherein the first circuit comprises a signal combiner circuit element to combine the state signal and the device wake event signal [Figure 3, references 36,

Art Unit: 2113

86, and 50: state signal and power button event signal combined in controller, signal combiner circuit inherent].

As per claim 25, Westerinen discloses:

The system of claim 20, wherein the system further comprise a networking interface [Para 0021: LAN and modem communication can trigger a wake up event (networking interface inherent)].

As per claim 26, Westerinen discloses:

An apparatus comprising:

a first input terminal [Figure 3, reference 86 to 36: input terminals to the controller] to receive a first signal indicating presence or absence of AC to a power supply of a system [para 0027: signals generated by switchover circuit to the controller];

a second input terminal to receive a second signal indicating a power button event of the system apparatus [Figure 3, reference 50: power button event signal across a second input terminal on a controller]; and

a first combiner circuit element coupled to the first and second input terminals to combine the two signals [Figure 3, references 36, 38, and 50: state signal and power button event signal combined in controller, signal combiner circuit inherent] *to negate the second signal whenever the first signal signals absence of AC to the power supply.*

Westerinen does not disclose:

to negate the second signal whenever the first signal signals absence of AC to the power supply.

Cooper discloses:

to negate the second signal whenever the first signal signals absence of AC to the power supply [Figure 2, reference 112 and column 3, lines 33-65: power button event signal ignore if system does not have available power source (AC failure state)].

Both Westerinen and Cooper disclose power systems. Westerinen does not disclose negating the power button signal if the system is in an AC failure state, however Cooper does. Cooper discloses a system that determines if the system has available power before powering up and if there is no power, the system ignores (negates) the power on signal. Negating the power on signal while in a power failure state is well known in the art and is power efficient. Westerinen does explicitly disclose concern about draining the battery power (power efficiency) [para 0030: mechanism to only power up the system when there is a steady power supply]. Thus it would have been obvious to one of ordinary skill in the art at the time of invention to negate the power button event signal when the system is in a power failure state as taught in Cooper into the system of Westerinen to create a more power efficient system.

As per claim 27, Westerinen discloses:

The apparatus of claim 26, wherein the apparatus further comprises

a third input terminal to receive a third signal indicating a device wake event of the system [Figure 3, reference 26 and para 0029: battery driver supplies a wake signal to the controller through a third input terminal]; and

a second combiner circuit element coupled to the first and third input terminals to combine the two signals [Figure 3, references 36, 26, and 50: state signal and power button event signal combined in controller, signal combiner circuit inherent] to *negate the third signal whenever the first signal signals absence of AC to the power supply*.

Westerinen does not disclose:

negate the third signal whenever the first signal signals absence of AC to the power supply.

Cooper discloses:

negate the third signal whenever the first signal signals absence of AC to the power supply [Figure 2, reference 112 and column 3, lines 33-65: power button event signal ignore if system does not have available power source (AC failure state)].

Both Westerinen and Cooper disclose power systems. Westerinen does not disclose negating the power button signal if the system is in an AC failure state, however Cooper does. Cooper discloses a system that determines if the system has available power before powering up the system and if there is no power, the system ignores (negates) the power on signal. Negating the power on signal while in a power failure state is well known in the art and is power efficient. Westerinen does explicitly disclose concern about draining the battery power (power efficiency)

Art Unit: 2113

[para 0030: mechanism to only power up the system when there is a steady power supply]. Thus it would have been obvious to one of ordinary skill in the art at the time of invention to negate the power button event signal when the system is in a power failure state as taught in Cooper into the system of Westerinen to create a more power efficient system.

As per claim 28, Westerinen discloses:

The apparatus of claim 27, wherein the first and third terminals are one of the same terminal [Figure 3, references 36: controller (a terminal in general) functions as both the first and third terminals (one of the same)] and the first and second signal combiner circuit elements are one of the same signal combiner circuit element [Figure 3, references 36: controller (combiner circuit) can perform both functions of the first and second circuits (one of the same)].

As per claim 29, Westerinen discloses:

An apparatus comprising:

a first input terminal [Figure 3, reference 86 to 36: input terminals to the controller] to receive a first signal indicating presence or absence of AC to a power supply of a system [para 0027: signals generated by switchover circuit to the controller];

a second input terminal to receive a second signal indicating a device wake event of the system [Figure 3, reference 50: power button event signal (device wake event) across a second input terminal on a controller]; and

a first combiner circuit element coupled to the first and second input terminals to combine the two signals [Figure 3, references 36, 38, and 50: state signal and power button event

Art Unit: 2113

signal combined in controller, signal combiner circuit inherent] *to negate the second signal whenever the first signal signals absence of AC to the power supply.*

Westerinen does not disclose:

to negate the second signal whenever the first signal signals absence of AC to the power supply.

Cooper discloses:

to negate the second signal whenever the first signal signals absence of AC to the power supply [Figure 2, reference 112 and column 3, lines 33-65: power button event signal ignore if system does not have available power source (AC failure state)].

Both Westerinen and Cooper disclose power systems. Westerinen does not disclose negating the power button signal if the system is in an AC failure state, however Cooper does. Cooper discloses a system that determines if the system has available power before powering up and if there is no power, the system ignores (negates) the power on signal. Negating the power on signal while in a power failure state is well known in the art and is power efficient.

Westerinen does explicitly disclose concern about draining the battery power (power efficiency) [para 0030: mechanism to only power up the system when there is a steady power supply]. Thus it would have been obvious to one of ordinary skill in the art at the time of invention to negate the power button event signal when the system is in a power failure state as taught in Cooper into the system of Westerinen to create a more power efficient system.

As per claim 30, Westerinen discloses:

The apparatus of claim 29, wherein the first and second input terminals are input pins
[Figure 3, reference 36: input terminals are pins].

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jack W. Szeto whose telephone number is (571) 272-1537. The examiner can normally be reached on M-F 8 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (571) 272-3645. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

jws


BRYCE P. BONZO
PRIMARY EXAMINER